Video: Wii 2 Blog on G4tv
G4tv, the world’s largest TV station dedicated to video games, was on the bleeding edge of E3 this year. As part of their coverage of Nintendo’s press conference, they put together a pre-show that aired before the conference began.
Part of this pre-show focused on the Wii U – or as we called it then, Project Café – and featured a variety of mockups of the console and the controller. One of the show’s producers, Ben Winter, got in touch with me to help him round up a few artists who would be willing to have their work shown on TV, after seeing my massive mockup gallery (which is, to my knowledge, the largest one on the web).
In return for connecting him to five artists, I was given some airtime of my own. Ben sent me and all the artists involved a video of the segment we were in as a keepsake, and I’ve obtained permission to share it on my blog. So here it is!
Wii 2 Blog (that’s what this place was known as then!) comes in at the 1:14 mark. I’d like to give Ben my thanks on behalf of Wii U Go and all the artists whose work was shown in the segment, for giving us this wonderful opportunity.
We can deliver all the latest Wii U news straight to your inbox every morning. Want in?
Lol, Congrats dude!
My stuff is in there somewhere… I was really excited over this stuff 🙂
Well, Feld0, you’ve sure got it made. 😀 Well, it would’ve been better if you got G4’s attention before 2005 when it became a poor attempt at a Spike TV clone, but still awesome.
I told you it was on there. And i gave you the video 🙂 (Can i have credit please ^_^)
You didn’t send me this particular video, Nintendogmaster. The one I’ve uploaded here is the one Ben from G4tv sent me. But I do appreciate your sending me your own version earlier. 🙂
The 470 embedded and customizable core, adhering to the Power ISA v2.05 Book III-E, was designed by IBM together with LSI and implemented in the PowerPC 476FP in 2009.[15] The 476FP core has 32/32 kB L1 cache, dual integer units and a SIMD capable double precision FPU that handles DSP instructions. Emitting 1.6 W at 1.6 GHz on a 45 nm fabrication process. The 9 stage out of order, 5-issue pipeline handles speeds up to 2 GHz, supports the PLB6 bus, up to 1 MB L2 cache and up to 16 cores in SMP configurations.
LSI Axxia ACP3448 – 1.8 GHz, 4× 476FP cores, 512 kB L2 cache per core, 4 MB L3 cache on chip, 2× DDR3 controllers, 2× 10 Gbit Ethernet, 3× PCIe and a variety of network processing engines.[16]
look a 4x core powerpc 476 fp with a level 3 catch already exists confirmed powerpc 32 bit like wii is already supporting level 3 catch